



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

*[Handwritten Signature]*

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/751,432	12/29/2000	Walter L. Snyder	42390.P9714	7648
7590	02/05/2007			EXAMINER
Edwin H. Taylor Blakely, Sokoloff, Taylor & Zafman LLP Seventh Floor 12400 Wilshire Boulevard Los Angeles, CA 90025-1030				MEONSKE, TONIA L
			ART UNIT	PAPER NUMBER
			2181	

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	02/05/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>
	09/751,432	SNYDER ET AL.
	<b>Examiner</b>	<b>Art Unit</b>
	Tonia L. Meonske	2181

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 22 November 2006.
- 2a) This action is FINAL.                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-26 is/are pending in the application.
  - 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-26 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
    - a) All    b) Some \* c) None of:
      1. Certified copies of the priority documents have been received.
      2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
      3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                     | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____.                                     |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____.   | 6) <input type="checkbox"/> Other: _____.                         |

**DETAILED ACTION**

***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on November 22, 2006 has been entered.

***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) a patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-4, 7-13, and 16-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cloutier, US Patent 5,892,962 (herein after Cloutier), in view of Taylor et al., US Patent 5,603,043 (herein after Taylor), Poulton et al., US Patent 5388,206 (herein after Poulton) and Bartlett et al., US Patent 3,662,349 (herein after Bartlett).

4. Referring to claim 1, Cloutier has taught a re-targetable communication processor, comprising:

- a. a connectivity unit (Figure 1, element 106);

Art Unit: 2181

- b. a digital signal processing core coupled to the connectivity unit (Figure 1, element 104, one of the FPGA's is a digital signal processor);
- c. a plurality of scaleable functional units, coupled to the connectivity unit, to execute mathematically intensive operations (Figure 1, element 104, column 1, lines 32-36), further including:
  - i. a local memory (Figure 1, element 120);
  - ii. a plurality of complex arithmetic elements (hereinafter CAE) coupled to one another (Figure 1, element 104), to the local memory (Figure 1, element 120) and to an inter-CAE bus (Figure's 1 and 2, element 114), each of the plurality of CAEs including an arithmetic unit (abstract, column 2, lines 9-16, column 2, line 62-column 3, line 14, Each CAE has a dynamic arithmetic unit.); and
  - iii. a bus controller coupled to the inter-CAE bus and the connectivity unit (Figure 1, element 106).

5. Cloutier has not taught a plurality of removable complex arithmetic elements. However, Taylor has taught a plurality of removable complex arithmetic units (column 8, lines 35-55, column 10, lines 15-19) for the desirable purpose being able to update the system with faster parts or parts with more resources as needed. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the complex arithmetic units of Cloutier, be removable, as taught by Taylor, for the desirable purpose of being able to update the system with faster

Art Unit: 2181

parts or parts with more resources as needed (column 8, lines 35-55, column 10, lines 15-19).

6. Cloutier has not taught that each of the plurality of CAEs includes a sequencer to cause data to be sequenced from a CAE memory to only the arithmetic unit. However, Poulton has taught using separate sequencers for separate tasks, such that each sequencer only sequences its specialized data to specific units so that specialized operations are handled independently. (Poulton, column 13, line 56-column 14, line 15) Distributing the workload of the system in this manner allows for the efficient independent execution of each separate task. Additionally, Bartlett has taught that having separate sequencers for each unit would have decreased the number of bits per sequencer over that of a single sequencer. Decreasing the number of bits per sequencer simplifies decoding. (Bartlett, column 2, lines 20-60) Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to have each of the plurality of CAE's include a sequencer to cause data to be sequenced from a CAE memory to only the arithmetic unit, for the desirable purpose of simplifying decoding and efficiently and independently executing specialized arithmetic tasks.

7. Referring to claim 2, Cloutier has taught the re-targetable communication processor according to claim 1, as described above, and the plurality of CAEs further comprising:

Art Unit: 2181

- a. a CAE memory to store data for the mathematically intensive operations (Figure 1, element 120);
- b. a data router coupled to the CAE memory (FPGA's inherently contain data router to route data);
- c. the arithmetic unit, coupled to the CAE memory and the data router, to execute operations in accordance with the control information (abstract, column 2, lines 62-67, column 3, lines 33-39); and
- d. the data router to route data to the sequencer and the CAE memory and to facilitate communications among the CAEs in the scaleable functional unit (Figure 2, The data router inherently routes data to the devices over, north, south, east, west, 114, 1 18, and data lines.).

8. Referring to claim 3, Cloutier has taught the re-targetable communication processor according to claim 2, as described above, and the CAE memory further comprising: two banks of separately addressable data memories (Figure 1, Each memory is separately addressable.).

9. Referring to claim 4, Cloutier has taught the re-targetable communication processor according to claim 3, as described above, and the arithmetic unit further comprising:

- a. a register file to accept data from the data memories (column 2, lines 53-61, column 3, lines 15-22); and

- b. a plurality of multiplier-accumulator engines, coupled to one another, to the register file and to the data memories, to operate on the mathematically intensive operations (column 8, lines 56-59).
10. Referring to claim 7, Cloutier has taught the re-targetable communication processor according to claim 1, as described above, and the CAEs are coupled to one another via an east port, a west port and the inter-CAE port (Column 2, lines 45-53, Figure 2).
11. Referring to claim 8, Cloutier has taught the re-targetable communication processor according to claim 1, as described above, and further including a micro-controller core coupled to the connectivity unit (Figure 1, element 108).
12. Referring to claim 9, Cloutier has taught the re-targetable communication processor according to claim 2, as described above, and wherein a first delay introduced by the sequencer matches a second delay introduced by the arithmetic unit (FPGA7s inherently run in lock step with the controller, or sequencer.).
13. Claim 10 has nothing over claim 1 and is therefore rejected for the same reasons as set forth in claim 1.
14. Claim 11 has nothing over claim 2 and is therefore rejected for the same reasons as set forth in claim 2.
15. Claim 12 has nothing over claim 3 and is therefore rejected for the same reasons as set forth in claim 3.

Art Unit: 2181

16. Claim 13 has nothing over claim 4 and is therefore rejected for the same reasons as set forth in claim 4.

17. Claim 16 has nothing over claim 2 and is therefore rejected for the same reasons as set forth in claim 7.

18. Claim 17 has nothing over claim 9 and is therefore rejected for the same reasons as set forth in claim 9.

19. Claims 5, 6, 14 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cloutier, US Patent 5,892,962 (herein after Cloutier), in view of Taylor et al., US Patent 5,603,043 (herein after Taylor), Morton, US Patent 6,088,783 (herein after Morton), Poulton et al., US Patent 5388,206 (herein after Poulton) and Bartlett et al., US Patent 3,662,349 (herein after Bartlett).

20. Referring to claim 5, Cloutier has taught the re-targetable communication processor according to claim 4, as described above. Cloutier has not taught the multiplier-accumulator engine further comprising: a. a pre-adder to generate a first sum by adding data from the register file and the data memory; b. a multiplier to generate a multiplier output by multiplying data from the data memories or the first sum; c. an accumulator to generate a second sum by adding the multiplier output or data from the data memories; and d. a data packing block to configure the second sum into a pre-defined format.

21. However, Morton has taught the multiplier-accumulator engine further comprising:

Art Unit: 2181

- a. a pre-adder to generate a first sum by adding data from the register file and the data memory (Figure 8, element 809);
  - b. a multiplier to generate a multiplier output by multiplying data from the data memories or the first sum (Figure 8, element 812);
  - c. an accumulator to generate a second sum by adding the multiplier output or data from the data memories (figure 8, element 812); and
  - d. a data packing block to configure the second sum into a pre-defined format (Column 25, line 59-column 26, line 23, 16-bit portions).
22. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the multiplier-accumulator engine of Cloutier, be configured like that of Morton, as described above, for the desirable purpose of allowing quick multiply/accumulate operations on the data (Column 25, line 59-column 26, line 23).
23. Referring to claim 6, Cloutier has taught the re-targetable communication processor according to claim 5, as described above, and the multiplier further including a programmable shifter (column 8, lines 52-57).
24. Claim 14 has nothing over claim 5 and is therefore rejected for the same reasons as set forth in claim 5.
25. Claim 15 has nothing over claim 6 and is therefore rejected for the same reasons as set forth in claim 6.

Art Unit: 2181

26. Claims 18-21 and 24-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cloutier, US Patent 5,892,962 (herein after Cloutier), in view of Taylor et al., US Patent 5,603,043 (herein after Taylor), Treiber et al., US Patent 6,324,062 (herein after Treiber), Poulton et al., US Patent 5388,206 (herein after Poulton) and Bartlett et al., US Patent 3,662,349 (herein after Bartlett).

27. Referring to claim 18, Cloutier has taught a computer system, comprising:

- a. a microprocessor (Column 2, lines 39-44, Host) coupled to a system bus (Figure 1, element 122);
- b. a system controller coupled to the system bus (Column 2, lines 39-44); and
- c. an input/output controller hub (Figure 1, element 106), coupled to the system controller and coupled to an input/output bus (Figure 2, element 114);
- d. and coupled to the input/output bus, further including:
- e. a re-targetable communication system, comprising:
  - i. a connectivity unit (Figure 1, element 106);
  - ii. a digital signal processing core coupled to the connectivity unit (Figure 1, element 104, one of the FPGA's is a digital signal processor);
  - iii. a plurality of scaleable functional units, coupled to the connectivity unit, to execute mathematically intensive operations (Figure 1, element 104), further including:
    - (1) a local memory (Figure 1, element 120);
    - (2) a plurality of complex arithmetic elements (hereinafter CAE) coupled to one another (Figure 1, element 104), to the local

memory (Figure 1, element 120) and to an inter-CAE bus (Figure's 1 and 2, element 1 14), each of the plurality of CAEs including a sequencer and an arithmetic unit (abstract, column 2, lines 9-16, column 2, line 62-column 3, line 14, Each CAE has a dynamic arithmetic unit.); and

(3) a bus controller coupled to the inter-CAE bus and the connectivity unit (Figure 1, element 106). 27. Cloutier has not taught a plurality of removable complex arithmetic elements. However, Taylor et al. have taught a plurality of removable complex arithmetic units (column 8, lines 35-55, column 10, lines 15-19) for the desirable purpose being able to update the system with faster parts or parts with more resources as needed. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the complex arithmetic units of Cloutier, be removable, as taught by Taylor et al., for the desirable purpose of being able to update the system with faster parts or parts with more resources as needed (column 8, lines 35-55, column 10, lines 15-19).

28. Cloutier has not taught that the re-targetable communication system is an add-in card. However, Treiber has taught a processor system that is removable so that the system does not have to be powered down while swapping out a part,

Art Unit: 2181

thereby enabling hot swapping (abstract, column 8, lines 10-14). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have the re-targetable communication system of cloutier be implemented as an add in card, for the desirable purpose of allowing hot swapping to occur without an overall system power down.

29. Furthermore, Cloutier has not taught that each of the plurality of CAEs includes a sequencer to cause data to be sequenced from a CAE memory to only the arithmetic unit. However, Poulton has taught using separate sequencers for separate tasks, such that each sequencer only sequences its specialized data to specific units so that specialized operations are handled independently. (Poulton, column 13, line 56-column 14, line 15) Distributing the workload of the system in this manner allows for the efficient independent execution of each separate task. Additionally, Bartlett has taught that having separate sequencers for each unit would have decreased the number of bits per sequencer over that of a single sequencer. Decreasing the number of bits per sequencer makes decoding much simpler. (Bartlett, column 2, lines 20-60) Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to have each of the plurality of CAE's include a sequencer to cause data to be sequenced from a CAE memory to only the arithmetic unit, for the desirable purpose of simplifying decoding and efficiently and independently executing specialized arithmetic tasks.

Art Unit: 2181

30. Claim 19 has nothing over claim 2 and is therefore rejected for the same reasons as set forth in claim 2.

31. Claim 20 has nothing over claim 3 and is therefore rejected for the same reasons as set forth in claim 3.

32. Claim 21 has nothing over claim 4 and is therefore rejected for the same reasons as set forth in claim 4.

33. Claim 24 has nothing over claim 7 and is therefore rejected for the same reasons as set forth in claim 7.

34. Claim 25 has nothing over claim 8 and is therefore rejected for the same reasons as set forth in claim 8.

35. Claim 26 has nothing over claim 9 and is therefore rejected for the same reasons as set forth in claim 9.

36. Claims 22 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cloutier, US Patent 5,892,962 (herein after Cloutier), in view of Taylor et al., US Patent 5,603,043 (herein after Taylor), Treiber et al., US Patent 6,324,062 (herein after Treiber), Morton, US Patent 6,088,783 (herein after Morton), Poulton et al., US Patent 5,388,206 (herein after Poulton) and Bartlett et al., US Patent 3,662,349 (herein after Bartlett).

37. Claim 22 has nothing over claim 5 and is therefore rejected for the same reasons as set forth in claim 5.

Art Unit: 2181

38. Claim 23 has nothing over claim 6 and is therefore rejected for the same reasons as set forth in claim 6.

***Response to Arguments***

39. Applicant's arguments with respect to claims 1-26 have been considered but are moot in view of the new ground(s) of rejection.

***Conclusion***

40. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tonia L. Meonske whose telephone number is (571) 272-4170. The examiner can normally be reached on Monday-Friday with first Friday's off.

41. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

42. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

tlm

TONIA L. MEONSKA

Tonia L. Meonska

JANUARY 31, 2007